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SECTION 1
INTRODUCTION
1. 1 OVERALL ARRANGEMENT
A block diagram of the signal processing equipment is given in Figure I.
There are five subdivisions in the overall circuitry provided: (1) the spectrum
analyzer, (2) the spectrum integrator, (3) the velocity discriminator, (4) the
display interface, and (5) the formatter. They function in series: first in
analog form to provide frequency resolution, then in digital form to achieve
signal-to-noise improvement (video integration) and frequency discrimination,
and finally in analog form again for the purpose of real-time display of the
significant velocity data. The formatter collects binary data from various
points in the processor and provides a serial output for bi-phase recording.
1.2 PERFORMANCE DESCRIPTION f
The signal processor accepts signals from the laser assembly with or
a
without the use of a laser output frequency translator. Overall performance
specifications are as follows:
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t.	 Dynamic Range (Output)
Linear mode -	 35 dB
CFAR mode -	 18 dB
Video Quantification -	 8 bit A/D
Integration Time (Video) -	 0. 5 to 64 msec in selectable binary
steps
!	 Velocity Discrimination -	 Selectable thresholds for amplitude,
c 
i	
rninimum. velocity, and spectral
characteristics.
Display Interface
External input required -- 	 Binary X and Y coordinates from
scanner
Output data -	 Analog range, altitude, and velocity
information display and recording.
The input to the signal processor from the laser assembly is in the
frequency range from 0 to 10 MHz for operation without the translator, and in
a band centered at 24 MHz for operation with the translator. With the trans-
lator, the spectrum analyzer is capable of accepting a band up to 20 MHz wide.
The performance of the spectrum analyzer is highest in the center of this band,
providing the 100 kHz resolution over a 6 MHz range. Beyond this central
range, the resolution and sensitivity decrease depending on the bandpass
characteristic of the surface-acoustic-wave (SAW) dispersive delay line used
in the spectrum analyzer.
The spectrum integrator performs integration separately on each reso-
lution cell produced by the analyzer. The output for the complete frequency
...1
coverage interval is delivered in binary form to the velocity discriminator
where thresholds are applied to xtract significant information for display.
These thresholds are (a) amplitude, to establish the minimum detectable energy
level of a spectral component, (b) velocity, to establish the minimum velocity
to be accepted, and (c) width or density, to establish the optimum spectral
0
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characteristics of a signal to be detected. The thresholds serve to discrimi-
i	 nate against false alarms due to random noise peaks as well as actual signals too
i	 low in velocity to be of interest. The false-alarm aspect is particularly im-
portant, since the display system could become cluttered with false velocity
indications.
Two operating modes are used with respect to the amplitude range of
the signals to be processed. For the most efficient detection of a vortex cell,
I	 the "CFAR" mode (Constant False-Alarm Rate) is used. This incorporates
-	 hard-limiting in the spectrum analyzer and results in the normalizing of the
=!^ background noise to a constant level in the absence of a true signal. The
.a amplitude threshold can be set for a constant false alarm rate in this case.
There is negligible loss in signal-to-noise ratio but there is a modification
of the spectral distribution of a signal. To perform a true spectrum analysis
of a signal, linear operation must be used. For this, a manual gain adjustment
is provided to set the input level within the optimum dynamic range of the pro-
cessor.
^ i
	
	The display interface combines the velocity data from the discriminator
with horizontal range and altitude inputs to obtain an analog output suitable
for a B-scope display. The display format is designed to be compatible with
commercially available display equipment and functions by producing brightening
of the display face in areas where the scanned laser beam intercepts velocities
above the velocity threshold.
The display interface also has the capability for analog recording of the
display information and replay/display.
1. 3 SPECTRUM ANALYZER
IJThe spectrum analyzer uses a surface acoustic wave (SAW) delay line
technique to provide velocity resolution equivalent to a bank of parallel,
(i	 narrowband filters. The SAW spectrum analyzer technique is described in
the Appendum. "Implementation. of IF Filter Banks Using Dispersive Delay
Lines." Briefly, the technique uses two identical delay lines having a
Et
r
I
I
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linear frequency-dispersion  characteristic. One of the lines is driven
repetitively with an impulse, creating a recurring, linear frequency -ver sus-
time scan by means of its dispersion characteristic. This scanning output is
frequency•mixed with the input signal to be spectrum analyzed. By inverting,
the resultant spectrum and passing this through the second delay line, an
impulse response is recreated wherein the exact time position of the impulse
is a function of the frequency of the input signals. If there is more than one
frequency component in the input signal, there will be more than one impulse
generated, providing a true spectrum analysis of the signal.
The output of the spectrum analyzer is delivered to the spectrum inte-
grator as a time-ordered, serial set of velocity bins.
RAYTHEON COMPANY
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SECTION 2
PHYSICAL DESIGN
The overall signal processor, with the exception of the GFE display and
hard copy unit, is wholely contained in one unit capable of rack mounting in a
standard 19-inch relay-rack. The unit contains all necessary power supplies
for operation from 115 volt, 60 hertz primary power.
All input/output signal interconnections ire made at the rear of the unit.
.All controls necessary for the normal operation of the equipment are located
on the front panel. Exceptions here are any potentiometer-type adjustments
which are used in initially balancing or calibrating levels within the equipment.
Front panel controls are as given in Table I. In addition to these controls,
the front panel has two indicator lamps: a green one to indicate the power-on
condition, and a red one to indicate a frame counte r overflow condition.
The front panel also contains a jack for monitoring the analog signal
output of the spectrum analyzer by means of a CRO, plus a jack supplying an
appropriate trigger for a CRO.
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Velocity Threshold	 2-digit thumbwheel switch Decimal selection of one of 100 possible
velocity bins. m
Z
--	 E--	 E	 #M
TABLE I
SIGNAL PROCESSOR FRONT PANEL CONTROLS
Name of Control Positions Function
Velocity Coverage 1. 0 to 100 ft/sec Selects velocity coverage mode.	 Positions
2. 0 to 170 ft/sec 1 and 2 apply to use of the processor either
3. -50 to +50 ft/sec with or without the translator and remain-
4. -120 to +120 ft/sec ing positions, only with the translator.
5. +100 to +200 ft/sec Positions f, 3, and 5 are restricted band-
6. Remote width, high processor efficiency anodes.
Position 6 provides for a remote location
at which the velocity coverage mode can
be selected.
Linearity 1. Linear SPDT toggle to switch limiter in or out in
2. CFAR spectrum analyzer.
Input Level Potentiometer Manual adjustment of signal level at input
N to signal processor.
Integration Time Nine positions Eight integration time selections 10. 5 to 64
msec) plus remoting functions.
Amplitude Threshold 3-digit thumbwheel switch Decimal selection of one of 200 possible
amplitude levels.	 The level selected ap-
plies to both the width integration mode
and the density threshold mode.
Density Threshold	 2-digit thumbwheel switch	 Decimal selection of one of 20 possible
bin multiples.
Velocity Discriminator Two	 Selects either width integration or density
Mode	 mode.
......
TABLE I
SIGNAL PROCESSOR FRONT PANEL CONTROLS (Cont)
Name of Control Positions Function
Wide Integration 1Z-position rotary switch Selects number of contiguous spectrum m
Number of Cells analyzer cells over which signal is summed. JD D
C <
Run Number 4-digit thumbwheel switch Decimal selection of one of 10, 000 possible -
numbers. 0
z
Frame Counter Reset Pushbutton Resets frame counter to zero,
m
Display Mode Four Selects from two different means of display- Z
ing velocity information and two different
test modes which trace the scanner pattern.
Scale Three Provides a choice of three display defleo.•-
-
0s Lion sensitivities.w
Velocity Passband Three Provides a means of restricting the dis-
played velocity data to either the positive N A
or negative dopplc: sidebands.
o Z
Normal/Hold Two Prohibits writing new information into the Z -
display when in the "hold" position.
Normal/Playback	 Two	 Determines the source of the displayed data. D
AGC Time Constant
	
1. Short
	
Provides a shorter time constant for use 	 =
2. Long	 when adjusting the input signal level or	 n
AGC threshold.	 Z
AGC Threshold
	
Potentiometer	 Determines level at which AGC action
begins (delayed AGC).
Input Signal Mode
	
1. Translated '	Determines input signal frequency range for
2. Non-Translated	 signal processor operation.
Power	 Two	 Turns on/off self-contained power suppliesin signal processor.
iJ
SECTION 3
INPUT/OUTPUT INTERFACES
An overall block diagram of the signal processor waW given in Figure 1.
It will be seen that there are five groups of interconnections between the pro-
cessor and other parts of the laser vortex system. They are: (1) the inter-
connections with the laser-optics assembly, (2) interconnections with the
scanner, (3) interconnections with s, binary data recorder, (4) interconnections
with ari analog data recorder,(5) interconnections with .display units.
Additionally, there are connections for remote control selection of the velocity
coverage and the integration time. The requirements for each of these is
described here.
3.1 SIGNAL INPUTS FROM LASER-OPTICS ASSEMBLY
Two types of analog signals are supplied: (1) a signal arising from use
of the optics with the laser translator, and (2) a signal resulting from use
without the translator. Only one signal will exist at any time, interconnected
to the signal prop.: essor by means of either one or two type RG-58 cables ter-
minated with male type BNC connectors. Electrical characteristics of the
signals will be as follows.
3. 1. 1 WITH TRANSLATOR
Maximum Signal Level -
Maximum Dynamic Range -
Center Frequency -
Maximum Bandwidth -
100 MV into 50 ohms (-7 dBm)
60 dB in 20 MHz bandwidth including
feedthrough at 24 MHz
24 MHz +0. 01 MHz
20 MHz
Maximum Leakage Power (Total) - -25 dBm
IT	 Leakage Spectrum -	 More than 50 dB down from 24 MHz
level at frequencies beyond +50 kHz
PRECEDING PAGE BLANK NGT FMNM
from 24 MHz.
3-1	 ^-
Maximum Signal Level - 	 100 MV into 50 ohms (-7 dBm)
Maximum Dynamic Range -	 60 dB for full 10 MHz bandwidth
Signal Band	 0 to 10 MHz
3.2 BINARY INTERCONNECTIONS WITH SCANNER
There are four different binary signals passed between the scanner and
the signal processor:
1. X coordinate (horizontal range coordinate of scanner focus
point).
2. Y coordinate (vertical height coordinate of scanner focus
point.
3. Range scan sense signal (indicator of direction in which
range scan is moving: in or out).
4. Clock signal (timing to determine discrete times at which
X and Y coordinates of scanner position are sampled).
The first three signals originate in the scanner for use by the signal
processor, and the fourth is generated by the signal processor for use by
the scanner. The X and Y signals are ten bit words and all signals are TTL.
3. 3 DIGITAL RECORDER INTERCONNECTIONS
Standard TTL binary data are supplied by the formatter unit in serial
form over a single type RG-59 coaxial cable which is to be terminated in 75 ohms.
f
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3.4 DISPLAY INTERCONNECTIONS
	
r:	 a
Connectors are provided at the rear of the signal processor for two i
GFE display units, one displaying X, Y, and Z data and the other displaying
X, ZY, and Z data as described in the display interface. Both connectors
identical with the "signal interface connector, S701 t1 of the GFE Tektronix
type 613 display and wired to apply appropriate signals to pins, 1, z, 4, 5,
115, 16 and 20 of these connectors.
3.5 ANALOG RECORDER INTER CQI%,NECI'IONS	 r
Seven signal interconnections are provided: four for the record 	 +.
function and three for playback, as described in the display interconnection.
Each connection is by means of a type BNC jack at the rear of the Signal 	 :;£.:pr c ssor.,
3.6 REMOTE CONTROL INTERCONNECTIONS
A connector of type similar to that for the displays is provided for
the remote control function.
E_
^	 I I __I I I 1 1 I_	 f
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SECTION 4
PERFORMANCE CHARACTERISTICS
Performance characteristics not covered in the preceding sections are
summarized below with appropriate comments.
4.1 VELOCITY COVERAGE RESOLUTION
The processor electronics, with the excertion of the SAW delay line in
the spectrum analyzer, is capable of processing an instantaneous bandwidth
of 1$ MHz. The delay line itself has a minimum 3 dB bandwidth of 12 MHz.
The design goal for useful performance using the actual delay line characteris-
tics is 18 MHz. Within this bandwidth, the central 6 MHz portion will provide
a resolution of 100 kHz, with the resolution degrading slowly beyond this range
but at least equivalent to ten percent of the input frequency. See Figure Z.
4.2 SIGNAL INTEGRATION
rs
The detected output of the spectrums analyzer is integrated by a batch-type
digital video integrator. An analog-to-digital converter at the input of the
integrator provides eight bits of quantification. The A/D converter samples
the spectrum analyzer output amplitude at points separated by 0. 173 micro-
seconds, corresponding to a frequency resolution interval of 104. 17 kHz.
The duration of the integration period provided is selectable from 0. 50 milli-
4S =
	
	 seconds to 64 milliseconds in binary steps. Provision is made for selecting
the integration time from a remote location. For this, three connections are
provided at the rear of the processor such that, when the front panel "integra-
tion tune" control is in the remote position, grounding one or more of these lines
will select the integration time.
IT
	
	
Velocity coverages for the five modes of operation are shown in
Figures 3 and 4.
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Figure 2. Spectrum Analyzer Resolution (as a function of different velocity coverage anodes)
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The spectrum analyzer receives a signal in the range between approxi-
mately zero and 34 MHz directly from a low-noise post-amplifier associated
with the photo-detector in the laser-optics assembly. This signal is equivalent
to a video output signal from the laser assembly for the case when the laser
translator .s not used and is equivalent to an IF output when the translator
is used. In both cases, the spectrum analyzer treats the signal as an rf
signal, separating the energy according to its spectral distribution into a
number of equivalent filter-bank filters. After this frequency resolution is
obtained, the output of each filter is envelope detected and it is this video
signal which is converted to binary form in the succeeding spectrum integrator
portion of the signal processor. The video at this point should not be confused
with the video signal sometimes obtained from the laser photo-detector (when
the translator is not used).
A further point of possible confusion which should be noted is that the
design of the spectrum analyzer involves translating the rf input signals to
other frequency ranges. This input translator circuitry should not be con-
fused with the translator associated with the laser assembly.
5. 1.1 INTRODUCTION
A block diagram of the spectrum analyzer is given in Figure 5, There
are four main circuit areas in the analyzer: (1) the rf section, (2) the impulse
generator, (3) the weighting circuit, and (4) the AGC circuit. Each of these
is described separately below.
5. 1. 2 RF SECTION
The rf section arrangement is shown in the attached Figure b. The rf
section itself has four circuit function areas: input translation, frequency
resolution, chirp generation, and chirp translation. The frequency resolution
circuitry is the most significant. It is constrained to operate at a center	 R
r	 ;:
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	j l 	frequency of 60 MHz by the SAW delay line characteristics and provides
frequency resolution of the input signal energy by means of the frequency
dispersion characteristic of the delay line. This circuitry, in combination.
'	 with the input translation circuitry, determines the velocity coverage and
will be capable of at least an 18 MHz bandwidth (3 dB) except for the SAWi	 1
delay lane bandwidth limitation. These circuit areas are discussed further
	
n	 below.
'	 The chirp generation and chirp translation circuit areas are straight-
	
r	 forward except for the choice of frequencies. The chirp is generated at
60 MHz as dictated by the SAW delay line but is translated .up to.a center
i'	 frequency of 160 MHz in such a way that, with the input signal translated to
a center frequency of 100 MHz, a 20 MHz wide signal range is produced at
60 MHz (by mixer #Z) without generating spurious in-band frequency prod-acts
in the various mixers which are less than 40 dB down from the desired. signal.
5. 1.2. 1 Input Translation
	
U	 The input frequencies are translated up to a frequency range at 100 MHz
by means of an oscillator selection which is determined by the velocity cover-
age control. For example, the 0-10 MHz input range is shifted to the 97 MHz -
107 MHz range which, after frequency mixing with the 160 MHz chirp in the
frequency resolution circuitry, makes the low velocity end of the range fail
in the part of the SAW delay passband where the highest frequency resolution
is obtained. It will be noticed that the velocity coverage cannot be permitted
to go to zero as this would correspond to the 97 MHz oscillator leakage
frequency. The bandpass filter characteristics following mixer 1a and the
velocity gating in the velocity discriminator are designed to adequately
reject this frequency, while providing low frequency coverage down to within.
100 kHz (3 dB point) . of 97 MHz.
For operation with the translator, one of three oscillators is used to
	
^.^	 determine the range of input frequencies which are centered in the passband
of the SAW delay line.	 For the 76 MHz oscillator, an input frequency.
	
^ ,i	 of 24 MHz corresponds to the enter of the delay line, for 73 MHz it is. 27
MHz, and for 67 MHz it iE- 33 MHz.. These center frequencies correspond to
velocities of 0, 50, and 150 feet per second, respectively.
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The pre-emphasis network is used in the signal path following mixer lb
to compensate frequencies falling on the skirts of the SAW delay line when
operating in velocity coverage modes requiring instantaneous bandwidths in
excess of 10 MHz. It is a passive filter network designed to provide a gain
versus frequency characteristic which is the inverse of the delay line charac-
teristic within the 20 MHz processor bandwidth when used with the translator.
7	 5. 1. 2.2 Frequency Resolution
The frequency resolution of the spectrum analyzer is defined essentially
by the characteristics of the SAW delay line. There are two features of these
Eli
	 characteristics of primary interest: the dispersion characteristic and the
phase/amplitude useful bandwidth. The dispersion characteristic is essentially
linear, being 1. 67 microseconds per megahertz . throughout the useful bandwidth.
Thus, a shift in the input frequency being analyzed of one megahertz creates a
shift of 1. 67 microseconds in the position of the output signal.
The useful bandwidth which is achieved is a minimum of 12 MUz.
Beyond the SAW delay line, the bandwidth of the frequency analyzer is
determined by ba.ndpass filters incorporated in the frequency resolution circuit
area. For extended coverage (wideband) operation, a 20 MHz wide bandpass
filter.is used, whereas for high efficiency operation, a 6 MHz (3 dB) bandwidth
filter is inserted. This narrower filter is used with a short spectrum analyzer
scan time to rapidly sample the input spectrum. To avoid frequency ambiguities,
at this high sampling rate (15 microseconds) , the filter must-sharply 	 c
attenuate frequencies beyond the 3 dB bandwidth. The design requirement
is that frequencies separated from the center frequency by more than 1. 5 times
the filter half-bandwidth be attenuated at least 40 dB. A filter equivalent to a
n	
seven pole, 0. 1 dB ripple Chebyshev design is required hereL1^The linearity of the spectrum analyzer within its 35 dB output, dynazuic . .
range is deterniiined by the "limiter in/out" switching in the frequency resolution
circuit area.. When the limiter is used, sufficient gain is introduced to .bring
the minimum signal level (noise ) up to the hard limited condition° As a result,
the signal power applied to the succeeding circuitry is constant regardless of the
spectral content or input signal amplitude varia:tion.s. The pulse .compression	 1
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action of the dispersive delay lime (#2) then resolves this power into a time-
distributed output dependent only on the spectral content. Thus, for an input
signal which is purely noise, the output of the spectrum analyzer in each
velocity bin is fixed and constant, and the false alarm rate with respect to a fixed
threshold is kept constant. If the input signal is strong and at a single frequency,
all of the signal energy is resolved in a single velocity bin and produces a peak
amplitude which is greater than that obtained for pure noise by the factor 'V N,
where N is the number of filter bins. Thus for 60 bins, the dynamic range in
the CFAR mode is about 18 dB.
When the limiter is not used, the spectrum analyzer provides linear
operation with a useful output dynamic range of at least 35 dB.
5. 1. 3 IMPULSE GENERATOR
The function of the impulse generator is to create a flat spectrum over
the range of 57 MHz to 63 MHz in a very short time interval. It is required
that the generator be able to operate at a PRF of up to 70 kHz.
The selected approach is to use an avalanche transistor which is capable
of producing a pulse of about five nanoseconds duration and 30 volts magnitude into
50 ohms. The overall circuit (Figure 7) consists of a delay generator, a gate
generator and the avalanche transistor circuit. The delay generator delays the
spectrum analyzer trigger such to synchronize the start of the chirp waveform
with the start of the velocity scan period in the spectrum. integrator. This delay
is variable in order to adjust for residual time delays in the spectrum analyzer
section. The gate generator produces a pulse to drive the avalanche transistor.
5. 1. 4 WEIGHTING CIRCUIT
As a means of reducing the high time-sidelobes that would generally be
sin xproduced at the output of the spectrum. analyzer ( x waveform) time-amplitude
weighting is employed. This is accomplished by modulating the gain of an ampli-
fier just preceding the output dispersive delay line. The amplitude weighting
to be used is a cosine-squared plus pedestal (see Figure 8) with a pedestal height
of eight percent (Hamming weighting). The actual shape of the modulation wave-
1	 form will be governed by the voltage-gain transfer characteristics of the amplifier.
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i
E
The method for producing the modulation waveform can be seen from
i
the block diagram in Figure g..	 The read only memory (ROM) is a field-
programmable, 32 X 8 memory with do address -to-output access time of 50 nsec
ma^dmum and will be programmed for half the modulation waveform (5 ,sec) in
30 words (including zero).	 The second half of the waveform is generated when
the count control detects the maximum sample count and causes the counter to
address back down to zero. 	 The eight bit output of the ROM allows for small
enough quantization so as to produce a relatively smooth waveform.	 The trigger
delay is required to make the weighting function coincide in time with the chirp
waveform in the rf section (see Figure gA).
5. 1. 5 GAIN CONTROL CIRCUIT
The signal level is controlled by a combination of manual gain control and
automatic gain control both applied to an FET amplifier at the input of the spec-
trum analyzer.
	
The manual control is used to regulate the day-to-day variation
in signal level over a range of about 30 dB.	 This is accomplished through a simple
_ potentiometer arrangement on the amplifier voltage.
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The automatic gain control (AGC) will regulate short-term variations,
such as those arising from airplane exhaust or a rainfall and will cover a
dynamic range of about 30 dB also. The AGC circuit uses a detector to
monitor the signal amplitude in the rf section and from this derives a do control
voltage which is applied to the amplifier at the input of the rf section.
The signal level in the rf section at which point the AGC becomes effective
to keep the signal constant is adjustable by means of an 11 AGC threshold" poten-
tiometer. This determines a reference voltage against which the output of the
AGC detector is compared.
The time constant chosen for the AGC circuit is approximately one minute.
This is desirable to average the signal variations occurring over a complete
elevation scan of the scanning system. To expedite adjustment of the manual
	
 Y	 P	 J
	
p	 gain control as well as the threshold control,. an AGC time constant switch is
	
^•^^	 provided to shorten the time to about one second.
5. 2 SPECTRUM INTEGRATOR
`-'
	
	 The spectrum integrator processes the 60 MHz i-f output of the surface-
acoustic-wave spectrum analyzer to provide amplitude versus doppler-frequency
information with decreased data rate and increased signal-to-noise ratio.
Operation of the unit is described briery in the following paragraph and in
the succeeding sections, each of which applies to one of the three circuit cards.
The integrator generates a periodic spectrum-analyzer-trigger signal,
	
F	 i
initiating a frequency scan or spectrum analyzer cycle. Within the integrator,
the resulting i-f output is amplified, envelope detected, and converted at a 5. 76
	
I	 MHz rate to a doppler-velocity-ordered time series of 90 or 1$0 input cells per
	
i	 3
cycle, wherein each cell contains an eight bit binary word representing amplitude,
	 J
Batch integration is performed by maintaining one running-sum per cell, updated
c	 r cycle, in an accumulator. When a number o successive
	
son pet	 W	  f uc  save cycle have
been accumulated such that the selected integrated time (0.5 to 64 milliseconds)
has elapsed, the accumulator contents are transferred to an output memory.
During the following integration period, the information in the output memory
appears serially as the integrator output at a rate inversely related to integration
time.	 #
J	
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5. 2. 1 A/D CONVERTER CARD
Figure 10 is a block diagram of the spectrum integrator, shown partitioned
according to circuit card boundaries. The A/D converter card is driven by a 60
MHz i-f signal from the spectrum analyzer which must provide a maximum
power of approximately 0 dBm into a 50 ohm load. The envelope detector
output ranges from -3. 81 volts at this maximum input level, to +3. 84 volts
at zero signal; the bandwidth here is about 3 MHz.
The sample and hold unit, required to hold the A/D converter input
constant during its two-step conversion process, has a high impedance input.
The sample and hold unit has insufficient output current capability to drive the
A/D converter directly, so a high-slew-rate hybrid integrated-circuit buffer
has been included. Attenuation in the buffer output decreases the voltage range
to -1. V to +1. 28 volts at the A/D input. This attenuation permits most of the
range of the sample and hold unit and buffer to be utilized, thus minimizing
effects of distortion and offset in these devices.
The two-step conversion process involves determination of the four mo gt	 § !
significant bits in a parallel four bit converter, followed by a subtraction of an
analog version of this result from the input voltage (still unchanged because of 	 j
the sample and hold unit) to determine the four least significant bits. A timing
diagram, appearing in Figure 10a, illustrates the operation of the A/D converter,
	 j
The A/D digital output is loaded into a register at the zero-one transition of
VDCK, which occurs at a time when all eight bits are valid for the preceding
sample. Thu sampling range is 5. 76 MHz and the total throughput deiay is
about 200 nsec.
i
All high-speed clocks required in the integrator, for example, VDCK
(	 mentioned above, are derived from a 23.04 MHz crystal-controlled oscillatorI	 driving a timing waveform generator which is implemented using Schottky-
, .
	 t
clamped TTL integrated circuits. 	 r.
I The conversion xife of the A/D converter is a limiting factor in systemi performance, and therefore deserves further discussion which might aid
Lj
	
	
attempts at extending system performance; if, for example, SAW delay lines
f
having finer resolution were installed in the spectrum analyzer.
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The A/D Converter limits the conversion rate to 10 7 words/second;
time must also be allowed for sample and hold acquisition. Table R lists
extended performance obtainable by methods which involve various levels
of effort.
Only Method 6 shows promise of approaching 10 7
 conversions per
second. Here, 2'^ delay line permits decreasing the amount of time during
which the sample and hold output must remain stable, thus permitting the
four MSB converter to begin operating on a new sample before the four
LSB determination has been completed.
rV A la T .147 TT
A/D Conversion Rate Extension
Description of Changes to Existing Design 	 Conversion Rate
1. None	 5. 76 MHz
2. Increase crystal oscillator frequency	 6.15 MHz
3. Alter Tinning, 2	 6.75 MHz
4. Substitute faster sample and hold unit- -VSSH-F*, 3	 8.0 MHz
5. Substitute faster sample and hold unit to be
announced by DDG, 3 	 —8. 0 MHz
6. Add delay line and attenuator, 3 	 —10. 0 MHz
Subject to degradation in linearity to that
of a six bit converter.
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5. 2.2 ACCUMULATOR CARD
The arithmetic and accumulator-memory circuitry of the integrator is
located on the accumulator card. In order to normalize the output, the
incoming eight bit digital video is multiplied by WIT in the scaler. Because
the integration time, IT, is always a power of two ranging from 0. 5 to
64 milliseconds, this multiplication is simply an appropriate shifting of bits.
The scaler is implemented with straight forward combinational logic available
as MSI integrated circuits (Signetics 8243).
The actual addition is performed in ALU (arithmetic logic units) with
look-ahead carry generators (Texas Instruments SN 74181 and SN 74182) in
order to obtain adequate addition speed over 20 bits. The function inputs
`-'
	
	 of the ALU provide a convenient means of disabling addition during the "dump"
cycle to be described and to zero the accumulator when required. Twenty
bits are required in the accumulator to accommodate sums as large as 220
ra
	
	
which could be encountered in the situation where IT is 64 milliseconds and
a large amplitude is present in a cell for the entire integration period.
Selection of an implementation for the accumulator memory presented
some problems because of the 5. 76 MHz rate. Most conventional integrators
using P-channel MOS shift registers operate only to about 2 MHz. Faster
complementary MOS registers of 64 bit length are available; however, they
only attain their speed with high supply voltages. In this case, the arithmetic
'
	
	
circuitry, too slow if implemented in CMOS, must be TTL; hence, the required
level interface circuitry adds cost, delay and complexity which cancels any
advantage of CMOS. Use of high-speed TTL random-access memories permits
I` flexibility not possible with fixed length registers, but with a conventional
-.;	 read-add-write cycle at each RAM address, operation at 5.76 MHz is possible
I	
s' -	 only through use of costly Schottky-clamped ALU circuits. The approach whichi
i
	
	
was chosen for the accumulator card is to emulate an M bit shift register using
the RAM along with two edge-triggered D type registers as shown in Figure 8.
F t
Here, the ARA (accumulator RAM address) comes from a binary counter of
modulo M-1, where M is the total number of input cells (90 or 180). Timing
is depicted in Figure IOb and Figure 11, where it can be seen that the sum of a
3/ ? S S	 SPEt-MUM Air L 2A CvuF 70C
'OPD	
;	 I10T A 1
a jr^ESS I^Ai IS.GZS/4Src	 SA. C Ktr7,A
ACC UN LA-ATOP-
RAM noGRE,S -- -- — -----	 --
(ARA
[K^I(i	 •k10E	 t :	 i	 1	 T	 ^n[L
-
mw
S_ A •TRJGCFR Hoof V,
So	 CA, "n24 ofC*[l^FYMW%T
yCl^-^ },Cdy ^Lj^fl.t of ^fA40 ('Jat.'rPGL iI[FJJ{{YY'-0 ti	 F[	 (YUr
rl'fU'	 -- (^^l l[ nc nllonsn C rc LFS _ - ---- -- -----
nllcFt l -11 mow	 _ M	 f	 . C	
-	
r]i
AUR iwG-ALL W140 ILA C[C[Ei
r
of
Mow uax - - - - - -	 f„uXUVIL -
XA7 wrt	 H+rte
Aax
b c^
Figure
	 11 INTEGRATOR INPUT TIMING
^a
fR A Y T H E 0 N COMPANY RAYTHEDN
E Q U I P M E N 7	 DIVI SION	 ^ —.d
given cell is not written back into the same ,BRA from which it was read, but
into the next greater ARA. The maximum attainable rate is limited by the
greater of RAM read-write cycle time or D-register set up and delay time
plus the ALU add time, not by the sum of all of these as is the case with a
read-add-write cycle. With a Fairchild RAM (93410) and conventional TTL
registers and ALU, the accumulator should operate at a minimum of 6.4 MHz.
Substitution of Schottky-clamped ALU and registers extends this limit to the
L	 vicinity of 11 MHz.
It has been mentioned several times that there are 90 or 180 input
cells per spectrum analyzer cycle. Reference to Figure 11 will reveal that
these numbers correspond to high efficiency or extended coverage modes
6
	
	
having 15. 625 or 31. 25 microsecond S. A. cycle times, respectively. In the
high efficiency mode, there are 64 S.A. cycles per millisecond, versus
,"I
32 per millisecond in the extended coverage mode. Each velocity coverage,
as selected at the front panel, enables one or the other of these modes. The
scaler which follows the accumulator RAM corrects for mode changes so that
6
	
	
the output remains normalized. Only the eight most significant bits are in-
cluded in the output.
`-3
	 5.2.3 OUTPUT CARD
.::	 After the accumulator has operated for the appropriate numbe- of
.'	 spectrum analyzer cycles, listed in Table HI as a function of integration time,
'	 a DUMi7 signal one SA cycle time in duration is generated b s equential logicg	 Y	 g	 Y 9	 g
circuitry on the output card. This signal, which is illustrated in Figures 11 and
10, causes ti.,- contents of the accumulator RAM to be tran43°erred to the output
?
	
	
RAM (see Figu^:. 10). During DUMP, the ICA (input cell ad:, rrss), always
synchronous with L',e SA cycle, is applied to the output RAM; while the B input
of the accumulator ALU is disabled to prevent the final sums from re-entering
the accumulator RAM. Generated along with DUMP are the spectrum analyzer
Mo
is
trigger and other timing signals. Figure 11shows that the exact timing of the
.'	 S.A. trigger is continuously adjustable (by card-mounted trimpot) over a limited
0
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j:	 A diagram illustrating the output timing of the integrator appears ini
Figure l2, which includes a single frame or integration period. The data
present at the output during this period is that which was integrated during
the preceding periods having been entered into the output RAM during the
o	 dump interval.. The dump operation always occurs at the beginning of the
gap, during which no valid data appears at the integrator output. The portion
^I
of the gap interval occupied by the dump signal, inversely related to integration
time, is 50 percent at 0. 5 millisecond integration Lime. This organization thus
permits integration tunes as short as 250 microseconds where the entire a
^	 P	 g	 ,	 g p
is occupied by the dump interval.
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Some of the 90 or 180 input cells contain marginal data because of
limitations in spectrum analyzer performance near the bounds of its
coverage. In order to minimize the output rate of the integrator, the
sampling interval (expressed in number of input cells) is increased in
regions where spectrum analyzer resolution is expected to be degraded, and
sampling is not done at all where no useful information is to be found. The
ROM (read only memory - see Figure 10) generates the RBA (read-back
address) to address the output RAM for each output word number N, as shown
in Figure 1Z, which also shows corresponding doppler velocity coversages
Dfor reference. This approach is somewhat wasteful of memory, since 180
	
r^	 cells are stored in a Z56 RAM and only 104 are actually outputted. It is
justified because the sequential logic design is simplified, the possibility of
increasing the number of output cells or altering the read-back pattern does
	
1	 not require additional memory, and the next-smaller memory size is inadequate
^a
to be practical in this application.
	
} ^:	 Width integration, or averaging over Q output cells where Q is selectable
at the front panel, is performed in the velocity discriminator. In order to mini-
mize data storage requirements there, the integrator output RAM is accessed
twice during each output cell interval. Figure 12 shows that during the first
half of each interval, the output ANQ is A(N), whereas during the second half
i '
	
	
it is A(N-Q). Decoding of QK, from front panel velocity discriminator switches,
is also performed on the output card.
Output timing signals and addresses are obtained by frequency division,
programmable by integration time, of a 1920 kHz square wave obtained from the
A/D converter card.
i When the front panel velocity coverage switch is turned to a position
requiring the high efficiency mode, the unused output cells must be zeroed to
avoid confusing the velocity discriminator. The mode control logic performs
this function by generating the HEM and ZERO signals in proper sequence.
}
I
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5.3 VELOCITY DISCRIMINATOR
The velocity discriminator card (Figure 13) performs cell-to-cell inte-
gration of spectral amplitudes and performs two methods of determining signal
presence for purposes of gating the display. The first of these methods (density
mode) gates the display on when the amplitude exceeds the amplitude threshold
(At ) and velocity threshold (No) at more than a selected minimum number of
cells (AN). With this detection method, no cell-to-cell integration occurs.
The second signal detection method includes cell integration and consists of
finding the velocity cell at which the integrated amplitude peaks. If this
highest amplitude peak exceeds the amplitude threshold, the display is gated.
The velocity cell at which the peak occurred is supplied as an output to the
display.
The moving window integrator takes the sum of the amplitudes of Q
u contiguous cells. Values of Q available are 1, 2, 3, 4, 6, 8, 12, 16, 24, 48,
and 64, At each cell (N), the integrator receives two inputs serially: the first
input is the amplitude of cell N, and the second is the amplitude of cell (N-Q).
v The cell N amplitude (A n) is added and the (N-Q) cell amplitude (.A n-Q) sub-
tracted from the contents of the accumulator. At the end of this process, the
accumulator output is the sum of the last Q cells. In the case that Cell N
(or N minus Q) lies below the velocity threshold, its amplitude is not added (or
subtracted) from the accumulator. 	 The subtraction of A n -Q from the accumu-
I
lator is also deleted when N minus Q is negative (SNQ = zero).
To normalize the integrator output the accumulator output is divided by E
a power of two, and, in the cases where Q is not a power of two, the amplitude ..
threshold is multiplied by 1.5. }
Concurrent with the amplitude inputs, N and (N-Q) are received serially.
f i	 -,.,	 YThese input addresses are offset by the address at which the velocity is zero.
Half the integration width (Q/2) is then subtracted from the offset address to
#	 ' compensate for the delay through the integrator. 	 This corrected velocity is
stored in a register whenever a new amplitude peak is found. s
The peak storage circuit supplies a detection output for each frame
indicating that the amplitude threshold has been exceeded at one or more cells
during that frame.	 The density counter represents the number of cells at
5-ZIPl
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which the amplitude threshold is exceeded. The counter output is compared
to AN to supply the detection output in the density mode. The display gate is
selected from these two detection signals on the basis of mode.
5.4 DISPLAY INTERFACE
5.4.1 FUNCTION
The function of the display interface circuitry is to provide the necessary t
signals for displaying the signal processor output on a Tektronix 613 bistable 	 =1.
storage display. The display is of the range-height indicator type. The display
sweep tracks the scanning of the beam by means of inputs from the scanner.
In its most basic form, the display is simply unblanked whenever minimum
signal conditions are met. Two operating modes, providing two alternate
methods of indicating velocity, and two test modes are employed. A holding
state is also included in which the current contents of the display held and no
new display data can be written. Display size parameters are listed below.
Scale X Overage Y Coverage Scale Factor 2Y Coverage 2Y Scale Factor
Factor (Meters) (Meters) (Meters /cm) (Meters) (Meters /cm.)
1 60 ­)600 0	 405 27 0 4202.5 13.5
s
2 60	 420 0	 270 18 0	 135 9
3 60.240 0	 135 9 0	 67.5 4.5
5.4.2 MODES
Line Width Modulation - The sweeping of thew and y during an unblanked
integration period produces a line segment on the display. In this mode, the
width of the line is proportional to the velocity for that period. This widening
is accomplished by adding in-phase and quadrature sinusoidal signals (A%- and
py) to the display coordinates. These sinusoidal signals are amplitude modu-
lated by the velocity input to provide the velocity dependent line width.
RAYTHEON COMPANY ReYTH^ON
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Vector - This anode is for use with scanning patterns for which the
range-sweep rate is large compared to the elevation (angle) sweep rate. For
these patterns, the direction of an unblanked line segment is the same as the
direction of the velocity. The unblinking gate for this mode has a duty cycle
proportional to velocity. To provide a reference for normalizing these vector
amplitudes, dots are generated by pulsing the Ax and Ay signals for a short
interval in the middle of the integration period. With these dots, the sense
` of vectors can be displayed by gating the unblanking on only during half the
integration period. The half inside the dot would designate velocities away
from the laser. This sense display feature will be available as an option.
r.^
	
	 Line - This is a test mode in which the &x and 6y signals are inhibited
and the display is unblanked at all times. When used with coordinate inputs
(x and y) from the scanner, the entire scan is traced on the display. This
mode can also be used in conjunction with the test counters to produce lines
or rasters for adjusting display size, offset, and brightness.
Dot - This test anode is the same as the line mode above, except that
the ©x and 6y signals and the unblanking are pulsed only during the dot time
interval in the center of each integration period. This anode is useful in
ad_iusting dot size and checking display and scan linearity.
5. 4. 3 DISPLAY BUFFER CARD
Figure 14 is a block diagram of the Display Buffer. It consists of three
nn basic functional blocks. The video control circuit generates display unblanking.
The co-ordinate delay circuit delays the scanner co-ordinates to match the video
Y
	
	 delay through the processor. Circuitry to provide the necessary tinning signals
is also included.
VIDEO CONTROL
The video control circuitry (Figure 15) generates velocity proportional
unblanking gates for the vector mode and selects appropriate unblanking pulses
according to mode. It also supplies velocity magnitude data to the display driver
and generates a recording strobe for x and y.
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The vector Yate is generated b comparing the inverted velocityg 
magnitude to the output of an up/down counter which is clocked at a rate
of 64 counts per frame (64f). The counter counts up during the first half
of the frame and down during the last half. Depending on the range sense
i and velocity sign, the appropriate half (early or late) of the vector gate is
chosen for unblinking. Typical operation for positive range sense with
F both velocity polarities displayed is shown in Figure 16. The up/down control
circuit also generates a strobe (CR) to the formatter for storing digital
x and y.
A four input multiplexer selects the proper u.nblanking signals
according to mode. The video gate, the indicator that all the discriminator
tests have been passed at some time during the frame, is passed through
the polarity selector circuit which determines (from a front panel control)
which polarities (plus, minus, or both) are to be displayed. This selector
output determines unblanking in the line width mode and gates unblanking in
the vector mode. In the dot mode, only the dots themselves are unblanked;
the entire scan (within the display limits) is unblanked in the line mode. In
all anodes, the display is blanked whenever either co-ordinate exceeds either
of its display limits. The display is also blanked wherever the front panel
hold switch is actuated.
In the density mode of velocity discrimination, the display mode
^n
reverts to line width modulation, the modulation (i. e. , velocity) is set to
r^	
zero, and the velocity passband is set for both polarities at all times.
TIMING
Timing circuits to generate the 64f and 32f clocks and the clock for
the scanner co-ordinates are included on the buffer card. The 64f
clock is generated by dividing the rate of a 960 counts /frame clock (BPC)
by 15; the 32f clock is obtained by dividing the 64f rate by two.
The 32f clock is sent to the scanner in all integration times except
0. 5 msec. For this shortest integration time, the display resolution is
limited by the display tube itself, and the scanner clock rate can be reduced
by a factor of 2. This reduction results in a scanner clock rate of 16 cycles
per integration period, or 32 kHz.
* This signal indicates the sign of the rate of range change.
i
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CO-ORDINATE DELAY
The co-ordinate delay cirzuitry delays the x and y scanner
co-ordinates by two integration periods. The delay is accomplished by
clocking 64-bit long shift registers at 32 counts/frame (32f). To aid
in testing the interface card, counter/ registers are used for the first
stage of the register. These circuits can be switched into a counting
mode in which various rates of linear sweep of x and y can be produced
for testing.
Listed in Table IV are requirements for the digital x and y inputs.
from the scanner. The display format places the point (x = 60m, y = Om)
at the lower left of the display. The co-ordinate x represents ground range
and y represents altitude. The x and y data must be synchronized to the
clock supplied by the processor. Set-up and hold times are with respect
to the positive-going edge of the clock.
TABLE IV SCANNER CO-ORDINATES
The co-ordinate word size chosen enables the 640 teeter range to be
covered in 0. 64 meter steps, which is compatible with the 1. 0 meter
resolution of the display in the normal (xl) scale factor. This register
length and clock rate will not degrade the display resolution at the 1 msec
integration tithe.	 Degradation of display resolution at various scan rates
for longer integration tunes is shown in Figure 17.g	 g	 g
With the two expanded scale factors, the resolution is improved
slightly because the resolution of the display tube ceases to be an
important factor in overall resolution.
5. 4. 4 DISPLAY DRIVER CARDi
T The display driver converts the co-ordinates to analog, amplitude
{ r modulates therm where appropriate, and scales therm for display. 	 Other
functions performed by the card are selection of record or playback'
operation and generation of the x and y limit signals. 	 Figure 18 is a block
1 diagram of the card.	 1
The Ax and 4Y signals for width modulation are generated by 	 450
phase shifts of an amplitude modulated sire wave.	 The modulating signal
is the analog velocity for line width modulation or a fixed voltage for dots.
An analog multiplexer is used for selection and gating of the modulating
signal.
The digital co-ordinate inputs are summed with the Ax and Ay signals
r-F ^ et
to produce x and y for analog recording. 	 Relays K1 and KZ select record
.``
playback co-ordinates for scaling and display. 	 Scaling is accomplished
TT
or
by ampli.fiera with programmable gains. 	 The limit signals are generated by
comparing the display co-ordinates to fixed thresholds.
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5. 4. 5 ANALOG RECORDING
Analog signals are available at the interface output which make playback
directly from the Ampex CP-100 recorder to the display possible. The
following signals are included:
Disi nation	 Signal	 Level	 Scaling
XAR	 Display X	 -0. 18 4 1. 74V	 3mV/Meter
XAR
	
Display Y	 0 + Z. 56V	 4m V/Meter
ZAR
	
Unblanking	 0 a+ 2. OV
VAR	 Analog Velocity	 0a- 5.OV	 39 mV/Cell
The display coordinate signals are large enough to make full use of the
SIN potential of the recorder. Coordinate noise on playback will be about
2 meters rms at 7-1/Z ips and higher. Recording speeds below 7-1/Z ips are
not recommended because the recorder bandwidth severly limits display
resolution at lower speeds.
5.5 FORMATTER
The formatter is a single card which is intended to combine information
from various portions of the system and to transform this information into an
all-serial format for recording on one track of a wideband tape recorder.
The spectrum integrator provides most of the information and timing signals
required by the formatter.
t
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Figure 19 is a block diagram showing how the formatter is organized,
while Figure 19a portrays the timing relationships among the various signals
for one integration period or frame time. During the gap, auxiliary data con-
sisting of a 31 bit synchronization code, a four digit run number from front
panel switches, a mode word, a frame count, and X and Y position words are
converted to serial form in the multiplexer array. This signal drives the Bi -O
encoder which develops the output signal exemplified in Figure 19a. The mode
word describes the specific configuration of the system regarding integration
time, velocity coverage, linearity, and whether or not the translator is present.
The frame counter has six BCD digits, increases its count by one at the start
of each frame, and can be reset to zero by means of a front panel pushbutton.
Additional logic determines when the counter has overflowed (after S. 334 minutes
at a 0.5 millisecond integration time); this condition lights a front panel over-
flow indicator.
Following the gap, data from the integrator, already in the proper sequence,
is simply converted to serial form and biwphase encoded. Figure 11 shows the
organization of the output sequence and the relationship between output word
number N and doppler velocity for two different coverage anodes. Output speci-
fications are listed in Table V.
t
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+15 Vdc ±0.2 Vdc
-15 Vdc +0. 2 Vdc
+5 Vdc +0.1 Vdc
-5 Vdc +0. 1 Vdc
+24 Vdc ±0. 3 Vdc
+120 Vdc +6. 0 Vdc
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SECTION 6
OPERATIONAL CHECKS
The operational checks described here are intended to help in the setting
of front panel controls and aid in demonstrating the Signal Processor is function-
ing properly. Some of the modes and controls are not covered due to lack of
field operation and complexity involved to check these functions. A complete
test is covered in the LVD performance.
6.1 POWER ON
Connect the Signal Processor to a 115 Vac +5 11/o paver source. Turn on the	 z
front panel power on switch and check for the following voltages.
6.2 SPECTRUM ANALYZER
Set the front panel controls as follows. .:
{	 , Input Level 0 (Minimum)
' AGC Threshold -	 10 (Maximum) with AGC disabled and
• G-2 set for +2. 32 'Vdc !„
AGC Time Constant -	 Long
X Linearity -	 Linear
7 Velocity Coverage -	 To desired coverage
Integration Time MSEC -	 To desired 'integration time
Input Signal Mode -	 To desired mode corresponding to
velocity coverage
'	 Connect an oscilloscope with a frequency resolution of 100 MHz (454A or 	 +
	
n	 equivalent) to the front panel Spectrum Analyzer Output (J14). Trigger the
	
^I	
oscilloscope from the front panel CRO trigger (J15). Connect the input signal
Ecable to the desired input ( Non-translated - Translated) making sure the signal
6-1	
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never exceeds 100 millivolts into 50 ohms (-7 dBm). Observing the oscilloscope
with approximately 6 MHz of bandwidth and 0. 1 volt per division of signal adjust
the input level so there is approximately f0. 15 volts peak of wind doppler giving
approximately 10 dB range for the vortex doppler signal. (With a maximum doppler
signal input of -7 dBm the doppler signal at the Spectrum Analyzer output should
be 0. 5 volt peak.) See Figure 20.
6. 3 SIGNAL INTEGRATION AND VELOCITY DISCRIMINATION
Set the front panel controls as follows.
Amplitude Threshold	 - 000
Velocity Threshold	 - 00
	
IT	 Width Integration Number of Cells - I
Density Threshold	 - 00
Velocity Descriminator Mode
	
- Width Integration
Connect an oscilloscope to the integrated output test point (J31) on the rear
panel of the Signal Processor. Trigger the oscilloscope from the GAP test point
(J32). Viewing the oscilloscope, adjust the velocity threshold thumb wheel until
the wind signal is blanked (approximately 1. 8 ft/sec per thumb wheel digit), see
	
r	 Figures 21 and 22. Set the Amplitude threshold for an acceptable level blanking
the noise floor as seen on the oscilloscope (see Figures 21 and 2Z).
6.4 DISPLAY
Set the front panel controls as follows.
Display Mode	 - Test Z
Scale	 - I
Velocity Passband	 +
Normal/Playback	 - Normal.
Normal/Hold	 -	 Normal
Connect the Tektronix 613 display scope to the rear panel normal display
f
connector (318). 	 Provide scanner interface signals for a display width (X) of f
195 meters (X-10 bit word 291) and a display height (Y) of 101. 25 meters
(Y-10 bit ward 190).	 Adjust the Velocity and Amplitude threshold to zero.	 This
.	 ; should give a dot (wind doppler signal.) in the positions indicated.
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1
Scale Position	 X position from left edge 	 Y position from bottom
}	 `, 1	 5 cm	 3.75 cm
y 2	 10 cm	 7.5 cm	 i
3	 15 cm	 11. 25 cm
3j	 s Place the Normal/Hold switch in the hold position; the 613 display should
blank.	 By returning the switch to normal the display should unblank. 	 Place the
mode switch in the following positions with the Velocity and Amplitude thresholds
at zero and the Scanner interface scanning in a normal operating mode.
i Display 1	 - A line segment on the display with the width proportional
f to the velocity of the signals for that period.
^. Display 2	 - A dot display with the half inside the dot designate
t velocities toward the laser and the half outside the dot
`
k
would designate velocities away from the laser.
7
Test I	 - A line segment unblanked at all times tracing the entire
E
scan on the display.
Test 2	 A dot display only unblanked during the center of each
f integration period.
6. 5 FORMATTER FRAME COUNTER
Plate the Integration Time M5EC switch in the 0.5 MSEC position. 	 Reset
`
s
the frame counter. 	 The overflow lamp should come on in 8. 334 minutes.
E
1
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Example: From Flight Test of LVD System Conducted at MSFC, 12 December 1973.
Wind Signal Ranged up to Approximately 700 KHz at .16 Volts Amplitude.
Spectral Return from Expected Vortices Ranged About 1. 5 MHz at .095
Volts Amplitude.	 System Noise About .03. Volts.	 Velocity Threshold
set to 15 (900 KHz).
	
Amplitude Threshold Set to Blank the System Noise.
Figure 20, Example; Wind Signal Spectrum Analyzer Output
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The tests described here are inter
signal processor to meet the performan
Although the tests, as listed belov
istics called out by the statement of wor
performance specifications given.
List of tests:
a. Velocity Coverage
b. Velocity Resolution
co Dynamic Range
d. CFAR Mode
e. A/D Conversion
f. Integration Time
g. Width Integration
h. Velocity Threshold
i. Amplitude Thre shold
j. Density Mode
k. Display Interface
1. Scanner Interface
m. Analog Recorder Interf
n. Formatter
7. 1 VELOCITY COVERAGE
7. 1. 1 TEST DESCRIPTION
The purpose of this test is to demonstrate the capability of the signal pro-
cessor to perform processing of signals over frequency ranges corresponding to
at least the following velocity ranges:
Without translator	 0 to +170 ft/sec
With translator	 -100 to + 100 ft/sec
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	 The low-velocity coverage is required to extend to with 100 kHz of the
frequency corresponding to zero-doppler.
7. 1.2 TEST PROCEDURE
i
The velocity coverage capability is to be demonstrated for the ranges
given above plus the additional velocity range cited in the design tan b
	 , P	 Y	 g	 g pl n, Y
connecting a conventional CW signal generator to the appropriate input (non-
translated or translated) of the signal processor and tuning the signal generator
through a range while observing the signal processor response. The signal
'	 processor response can be observed at several points. The analog output di-
"J
x. rectly from the spectrum analyzer can be viewed at the jack provided on the
front panel of the signal processor (J14). An equivalent digital output can be
'
	
	 obtained by using the "test card" to provide the width integrator output from the
velocity discriminator. In this case the "width integration number of cells"
control is set to I '1".	 {
j"
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As the signal generator frequency is varied over a range, a point will be
ed where the amplitude of the signal processor output will drop do.vn due to
:der characteristics within the spectrum analyzer. The frequency points
the amplitude is reduced by 3 dB are the nominal limits of the velocity
age.
F ELOCITY RESOLUTION
TEST DESCRIPTION
This test will demonstrate the ability of the signal processor to resolve
signals as a function of their frequency distribution. The resolution re-
I is as given in Figure 2.
The overall resolution obtained is dependent on both the spectrum analyzer
ie spectrum integrator. The spectrum analyzer portion determines the
sic resolution available, in that the overall resolution can never be better
hat obtained in this part. The Integrator, because of its sampling action 	 3
analog-to-digital conversion process, can effectively reduce the resolution
mpling less frequently the analyzer output. The resolutions given in the
s referred to above are intended as the overall resolution expected..
s
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7. 2. Z TEST PROCEDURE
The test uses the same signal processor configuration to view the response
of the processor as for the velocity coverage test. The two tests should therefore
be performed at the same time. The only difference is that two cw signal gen-
erators are used instead of one. The signal levels from the two generators are
arranged so as to always be equal at the input to the signal processor input as
the frequency separation between them and the amplitude of the input signals is
varied. The frequency of each generator is monitored with an electronic counter.
By observing the processor analog output (after the spectrum analyzer) or
the digital output (width integrator output, with the number of cells set to one),,
the frequency separation for which two distinct outputs are seen is noted.. The
same determination is made over a range of input signal levels equal to the dy-
namic range (35 dB for the linear operating mode).
7.3 DYNAMIC RANGE
7.3.1 TEST DESCRIPTION
The dynamic range test determines the maximum amplitude range of
multiple-input signals over which an unambiguous measurement of input velocity
is obtained. The circuit characteristics which determine the useful dynamic
range available are such things as harmonic distortion in video amplifiers, spu-
rious product generation in mixers, and the sidelobes produced by the pulse
compression action of the spectrum analyzer.
This test is primarily aimed at the linear operating mode, for which a
dynamic range of 35 dB is specified. For the CFAR mode, the dynamic range
is less, depending on the bandwidth being analyzed. The procedure is the same
in any case.
The test arrangement is similar to that for velocity resolution and should
therefore be performed in conjunction with this test.
7.3.2 TEST PROCEDURE
Signal generator are used to apply a single signal, and then two simul-
taneous signals, to the processor input. The processor response is viewed in
7-3
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the same manner as for the velocity coverage test. For a single input signal,
the signal level is set to the maximum input level (nominally 100 millivolts)
with the AGC disabled ;"AGG Threshold" set to maximum level) and the "input
level" control, set to its normal position (to be determined). The frequency of the
signal generator is then varied over a range corresponding to the velocity
coverage range of the processor and the output response observed. Throughout
the velocity coverage range, there should be no other peaks in the output re-
sponse besides the main response which are less than 35 dB below the main
response. The 35 dB-down level is determined by reducing the input level of
the signal generator by 35 dB when it is centered in the velocity coverage band.
A similar test is made with the two signal generators, each providing an
input level of 70 millivolts to the processor. In this case, only the "non-
translated" input to the processor is used and the signal generators are maintained
at a frequency separation of roughly one megahertz as they are both tuned through
the low-velocity coverage region. The output response is observed to determine
that there are no spurious responses generated which are not at a level exceeding
the 35 dB-.down level determined in the single-signal case.
7.4 CFAR MODE
7.4.1 TEST DESCRIPTION
This demonstrates the ability of the signal processor to produce a signal
output response having spectrum analyzer, spectrum integrator and velocity
discriminator performance characteristics while maintaining the background
noise level constant at the output of the velocity discriminator.
7.4.2 TEST PROCEDURE
The test is performed by connecting a single signal generator to the input
of the signal processor, along with a noise source, and observing the output in
the same manner as for the velocity coverage test while tuning the signal generator
frequency throughout the velocity coverage ranges. The noise source should be
capable of producing noise across the velocity coverage band which is 10 to 20 dB
greater than the normal background noise as viewed at the spectrum analyzer
analog output jack when in the linear mode.
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Differences which are normal for the CFAR mode as compared to the
linear moda are-
a,	 The dynamic range will be less and will depend on the velocity
band being spectrum--analyzer. For the 6 MHz band used in the high-efficiency
modes, the dynamic range will be approximately 17 dB. Also, the dynamic
range is measured as the ratio of the response amplitude produced by a single-
frequency input signal with the noise source turned off, to the amplib de produced
by noise alone.
b. For two simultaneous cw signal generator inputs, more than two
output responses can be obtained. However, the output response having the
highest amplitude will always correspond to the frequency of the input signal
having the greater input level.
7. 5 A/D CONVERSION
7.5. 1 TEST DESCRIPTION
All circuitry on the A/D Converter Card (A3) is tested by following proce-
dures outlined in this section. An analog ramp is used to exercise all levels of
the converter and to verify its 8-bit resolution capability. Clock frequency and
power supply voltages are critical to proper A/D converter as well as overall
system operation; checks on them are threfore needed before proceeding with the
ramp test. A simple test of the signal detector is included.
7.5.2 TEST EQUIPMENT REQUIRED
a. Analog waveform generator capable of generating a linear ramp
ranging from -4 ti +4 volts in about 250 ,us and of being triggered
by a TTL logic-level transition, e.g., EH 139B.
b. RF signal generator capable of +5 dB +l dB output into 50Q at
60 MHz.
C. Frequency counter capable of frequency measurements to 6 MHz.
d. Oscilloscope with variable delayed sweep.
e. Special TEST CARD supplied by Raytheon.
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7. 5.3 TEST PROCEDURE
7. 5. 3. 1 Power Supply Test
Check power supply voltages with all cards in place and verify that they
 are within the following ranges:
+ 15V +0. ZV
1
-15V +0.2V
+5V +0. 1V
-5V +0. 1V
r c"
	
	 If any voltage is out of tolerance, correct it by adjusting the appropriate
power supply. DO NOT ALTER THE OVERRANGE VOLTAGE TRIP LEVEL
ADJUSTMENTS. Remove the ACCUMULATOR CARD (A4) and the INTEGRATOR
OU'T'PUT CARD (A5) and recheck the +5V power supply voltage,
7.5.3.2 Clock Frequency Test
a. On the A/D Converter Card (A3), disconnect the signal detector
output from the sample-and-hold unit input. Set up the ramp generator to apply
the waveform, described above to this input. Insert the TEST CARD in place of
A4, connect its trigger output to the ramp generator, and observe its analog out-
put on the scope.
b. After a minimum of 15 minutes for warm-up, observe the staircase
ramp in detail. Verify that all 256 levels are pr sent and that the waveform in
monotonic. If necessary, adjust the pedestal offset control (R3) to obtain the best
waveform..
7. 5. 3.4 Detector Test
a. With no rf at the detector input, adjust the COARSE OFFSET control,
R 1, until the detector output is about +3. 9 volts.
b. Apply a +5 dBm +1 dB, 60 MHz CW signal to the 509 detector input
and adjust the GAIN control, R4, to bring the output to about -3. g volts.
'
	
	 c.	 Connect the detector output to the sample-and-hold unit input. With
zero signal at the detector input, adjust the fine and coarse bias controls (R2 and
R1) until the A/D output code alternates between 00000000 and 00000001.
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d.
	
	 Apply the +5 dBxn signal to the input again. Adjust the BIAS control,
R4, until the output code alternates between 11111111 and 11111110.
7.6 INTEGRATION TIME
7.6. 1 TEST DESCRIPTION
Two test options are provided;
1	 a. WITHOUT A/D CONVERTER - All circuitry on the AUUMULATOR (A4)
r
and INTEGRATOR OUTPUT (A5) cards, as well as the clock, timing waveformt:
generator, and output register of the A/D CONVERTER CARD is tested. The
A/D output register is configured as a counter, reset to zero at the center of
each spectrum analyzer cycle, by adding two temporary jumpers. The resulting
'	 test spectrum is useful in evaluating the performance of all circuitry on A4 and
A5 at ali integration times between 0. 5 and 64 milliseconds.
4	 b.	 WITH A/D CONVERTER - Everything mentioned above plus the
sample .-and-hold unit, the buffer, and the A/D converter on the A/D CONVERTER
CARD (A3) is tested. Any arbitrary waveform can be set up to simulate time- 	 s
invariant spectra for the purpose of testing, not only the integrator, but alsoi j~
	
	 following circuitry such as the velocity discriminator. The pulse generator	 s
simulates the spectrum analyzer and detector in this test.} 	 I
7.6.2 EQUIPMENT REQUIRED
c^S
a. WITHOUT A/D CONVERTER
1. Special TEST CARD supplied by Raytheon.
r
2. Oscilloscope with variable delayed sweep (e. g., Tektronix 454A).
b. WITH A/D CONVERTER
1. Special TEST CARD supplied by Raytheon.
2. Oscilloscope with variable delayed sweep (e. g., Tektronix 454A).
3. PULSE GENERATOR with double pulse output, variable interpulse
i s. 7 delay, independent width adjustments, variable rise and fall
tunes, and trigger input (e.g., Chronetics PG-33).
r
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7. 6. 3 TEST PROCEDURE
7.6.3.1 Test Without A/D Converter
Apply the appropriate jumpers to the A/D converter card (A3). Remove
the FORMATTER and VELOCi:TY DISCRIMINATOR cards (A5 and A6) and insert
the TEST CARD in A5. Switch the Velocity Coverage control to position 2. Ob-
serve the waveforms shown i,i (a) of Figure 23.
(a) Velocity Coverages 2 and 4
4 (b) Velocity Coverages 1, 3, and 5
Figure: 23. Integrator Output Converted to Analog
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Switch the integration time control to each position and verify that the
period of the waveform, as in the figure, is equal to the integration time selected.
Amplitudes should not vary with integration time. Repeat the preceding test with
the velocity coverage switch set at 4; the results should be the same.
Select a 0. 5 ms integration time and verify that the waveforms shown in
(b) are obtained with velocity coverages 1, 3 and 5.
Remote integration time selection can be demonstrated by switching the
integration time control to "remote", grounding the appropriate pins on AIJZO,
and comparing the resulting period -)f the waveforms in the figure with that
specified in Table 11 .
7. b. 3.2 Test with A/D Converter
Remove jumpers from A3 and connect the output of the double pulse genera-
tor to the input of the sample-and--hold unit, and SAT (test point on A5) to the
pulse generator trigger input. The integrated output can be observed using the
test card as was done above, or it can be used to test other portions of the
system.
	
L11 	 7.7 WIDTH INTEGRATION_ (VELOCITY DISCRIMINATOR)
7.7. 1 TEST DESCRIPTION
II
	4	 This test demonstrates the width integration capability of the velocity
discriminator. The width integrator takes a running average of the sum of the
Uamplitudes in a number of contiguous velocity cells (Q) selected by the front
panel switch.
A cw input to the spectrum analyzer is employed to approximate an impulse
in the velocity domain. The output of the width integrator is approximately equal
to its impulse response; for this type of "moving window" integrator, the impulse
response is a pulse as wide as the window (Q cells). The effect of varying Q on
the width integrator output is illustrated in Figure Z4.
7. 7. Z TEST PROCEDURE
Apply a cw signal to the spectrum analyzer input and display the output of
the width integrator on an oscilloscope using the test card. Turn the width
U^
0	
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Figure 24 Width Integrator Impulse Response
integration (Q) selector to 1 cell integrated. Apply the input frequency for
F1: -	
j `	 minimum output pulsewidth. By varying the input amplitude or the vertical
scale factor of the oscilloscope, set the peak output amplitude to a fixed number
of divisions. This amplitude is the output reference amplitude (AR).
Turn the width integration switch through each of its positions and observe
the output pulse. For values of Q which are powers of two, the output pulse
amplitude is AR /Q. For values of Q which are not powers of two, the output
'	 amplitude is 1. 5AR /Q. The width of the output is Q cells for all values of Q.
7.8 VELOCITY THRESHOLD (VELOCITY DISCRIMINATOR)
7.8. 1 TEST DESCRIPTION
i
This test demonstrates the capability of the velocity discriminator to gate
out a band of velocities near zero. A substantial level of noise is used as the
spectrum analyzer input, so that all the input velocity bins have signal present.
The velocity discriminator rejects a band +No
 cells wide around the zero velocity
bin, where N is the setting of the velocity threshold. This rejection band is	 '"..o	 ::.
illustrated in Figure 25,
E-:
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' Figure 25,	 Velocity Threshold Effect
i 7.8.2 TEST PROCEDURE
Display the width integrator output on an oscilloscope using the test card.
,
' Set the width integration to one cell. 	 Apply wideband noise level to the input of
the spectrum analyzer sufficient for a meanwidth integrator mean output of about
1/4 full scale.	 To aid in measuring the mean output, use a high a valve of
spectrum integration time. f
As No (the velocity threshold) is increased, a 2N 0 cell wide notch appears
in the width integrator output.
	
The amplitude during the notch is zero.
7.9 AMPLITUDE THRESHOLD (VELOCITY DISCRIMINATOR)
7.9. l TEST DESCRIPTION
This test demonstrates the amplitude threshold capability of the velocity
discriminator.	 is	 differentThe input to the analyzer	 two cw signals of	 amplitude
and frequency.	 Since the velocity discriminator examines the velocity cells
^I serially, a second signal cannot be peak detected if it has been preceded by a higher 4
amplitude, lower frequency signal.
	
For this reason, the lower amplitude signal
is placed at a lower frequency than the higher amplitude signal.
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Amplitude Threshold
r
^` Figure 26 above illustrates the effect of the amplitude threshold on the ?	 '.
peak detected output for two threshold levels. 	 When threshold A,rl - which is
`} below both spectral peaks - is applied, both peaks (AP1 and A,:,,) are detected.
t
1}.! By applying threshold A, 2 such that AP  < A,I, 2 ! AP2, the detection of the
first peak (AP1 ) is eliminated, and only AP2 is detected.
7.9.2 TEST PROCEDURE
}Set the width integration selector to one cell and display the width integrator
output on an oscilloscope using the test card. 	 Apply the sung
 of two cw signals to 1
 frequencies of the sithe analyzer input and adjust the fare ignals for about a 20-celle	 p	 a	 ^	 ^
:' 3 separation between the two spectral peaks. 	 Insure that the output amplitude peaks
I
{	 I ^' ^1 are below 1/8 of full scale.
j:
4
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Place the unit in the width integration anode. Set the amplitude threshold
at 50 and increase the level of the lower frequency input until the spectral peak
is barely peak detected. Set the amplitude threshold at 100 and increase the
level of the higher frequency input until the second spectral peak is barely peak
detected.
With the input levels set as described, amplitude thz eshold below 50 result
in both signals being peak detected. Amplitude threshold between 50 and 100
result in detection of only the higher frequency peak. The peak detector has no
output when the threshold is raised sbove 100.
7. 10 DENSITY MODE (VELOCITY DISCRIMINATOR)
7. 10. 1 TEST DESCRIPTION
In the density mode of operation, the velocity discriminator does not employ
width integration or detection of the highest spectral amplitude. The discriminator
instead counts the number of cells in which the amplitude and velocity threshold
are exceeded. Because of the specialized nature of this mode, generation of a
signal with a spectrum adequate for making definite measurements of discriminator
operation is very difficult. Therefore, a simulated spectrum, with a well defined
number of cells above the thresholds, is applied to the spectrum integrator input.
7. 10.2 TEST PROCEDURE
Place the velocity discriminator in the density anode with a density threshold
of ten cells, a velocity threshold of zero cells, and an amplitude threshold of 32
cells. Display the width integrator output on one oscilloscope trace using the test
card, and the video gate* on the other trace.
Connect a pulse generator to the input of the spectrum integrator. Trigger
the generator from the spectrum integrator. Rise and fall times of the generator
pulse should be as small as possible. Set the generator output level for a 1/4
full scale width integrator output pulse.
J
	
	
Set the generator pulse width for a narrow (one or two cells) width integra-
tor output pulse. The video gate should be low at this time.
This signal is a one-bit indicator that a sufficient signal has been detected by
the discriminator.
_i 7-13
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Slowly increase the generator pulsewidth until the video gate goes high.
The width integrator output pulse should be 10 cells wide at this time.
Repeat the procedure above for several density threshold. values. The
width of the output pulse (in number of cells) at the time when the video gate
goes high should be equal to the density threshold in all cases.
7. 11 DISPLAY INTERFACE
7. 11.1 TEST DESCRIPTYON
The following group of tests demonstrate the capability of the display inter-
face to drive the Tektronix 613 display. The features demonstrated are operation
in the four display modes, multiple scale factor selection, hold capability, and
velocity passband selection. These features are described in detail in the display
interface design, plan.
A single setup procedure (7. 11. 2. 1) is used for all four test sections. If
this procedure is followed, any of the three test sections can be performed in-
#	 dividually without performing the entire test.
Coordinate positions (x, y) referred to in the tests are in cm, with (0, 0)
at the lower left of the display.
7. 11.2 TEST PROCEDURE
^-41 	7. 11 .2.1 Setup
ITT	 Remove A40 of the display interface card and plug in the test module.
ti	 Manually reset the test counters. The interface card now generates test ramps
rti	 for x and y internally. These ramps are identical, so that a line at a 45 0
 angleI' is generated on the display. The y intercept of the line is 60 meters.
Unblanking and width modulation of the lire are a function of front panel
settins and input signals. In particular, the two operating modes require the
presence of a digital velocity at the input of the interface. For the purposes of
these tests, any input spectrum. (at the analyzer input) or simulated spectrum (at
the A/D converter) with a single peak which can be moved over the entire range
of velocity cells is sufficient.
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7. 11.2.2 Modes
1
Place the display in a test mode 1 and the scale factor in position 1. A line
from (0, 2. Z) to 12. S, 15) appears on the display. Placing the display in test
mode 2 produces a row of dots 1.5 cm apart along the same line.
Place the display in displav mode 1 and vary the velocity over its range.
The line now has a width proportional to the magnitude of the velocity. Placing
the display in display mode 2 and varying the velocity over its range produces
vectors with length proportional to the log of the velocity magnitude.
7. 11.2. 3 Passband Selection
With the display in display mode 2 and a positive velocity, move the pass-
band selector through its three positions. The vector is blanked only in the
negative passband position. Change the velocity to negative and move the pass-
band selector through its positions again. The vector is blanked only in the
positive passband position.
7. 11.2. 4 Scale Factor
Place the display in test mode 1 and move the scale factor factor switch
through its positions*. This procedure stores three parallel lines with 45 0 slopes
on the display. The y intercepts of the lines are 2.2 cm, 3. 3 cm, and 6. 7 cm.
Erase the display and return, the display scale factor to 1. Store the normal
scale factor line on the display and then turn down the display intensity. Switch
the display connector to the 2Y connector on the rear panel and increase the inten-
sity until a second line is stored. The slope and y-intercept of this second line
should be double that of the normal line.
7. 11. 2. 5 Hold Capabil ty
Place the display in test mode 1 and depress the hold switch,
is blanked by depression of the switch.
It is helpful to turn down the display intensity during scale factor changes.
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7. 12 SCANNER INTERFACE^
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7. 12.1 TEST DESCRIPTION
I.
This test checks the correspondence of the digital scanner coordinate inputs
with position on the display. 	 A check of the scanner clock is also included.
7. 12.2 TEST PROCEDUREj.
' The display should be set in "test mode 1 11 with normal scale factor (posi-
tion 1).
Apply the two sets of x and y input words listed 'below.	 The displayed spot
in each case should be in the position listed.
Input Words
x	 y	 Scanner Position	 Display
MSB	 LSB	 MSB	 LSB	 Range (m	 Height (m)	 x cm	 cm
1000011111	 0111100000	 351	 288	 13.0	 10.7
0111100000	 1000011111	 288	 351	 10.7	 13.0
U The scanner clock can be checked with an oscilloscope. 	 In the 1/2 ms
, integration time, its period is 31.25 lis. 	 For all other integration times, its
period is 1, 64 of the integration time. 	 The rise and fall times of the clock should
i. be less than 100 ns, and the symmetry should be approximately 50/50.	 The min-
imum aplitude is 2.4V into 75 ohms.
7,13 ANALOG RECORDER INTERFACE
7.13.1 RECORDING
This test is a check on the analog recorder outputs of the display interface.
To perform the check, follow the setup procedure of Section 7. 11.2. 1 and place
`. the display in display mode 2. 	 Ramps of the full-scale amplitudes listed below
are present on x and y. 	 The Z output is a vector gate with a width that can be
F	 .,
varied by varying the velocity. 	 The velocity output is a do level which varies
linearly with velocity magnitude.
t	 -
t
^
i
'
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Recording Output Levels
i
'	 Designation	 S	 Level
i	 . XAR	 Display X	 -. 18 --3 1.74V
L
YAR	 Disr-lay Y	 0 a +2. 56V
ZAR	 Unblanking	 0 a +2.0 V
VAR	 Analog Velocity 	 0 a +5.0 V
i
7.13.2 PLAYBACK	 j
This test checks playback operation by use of the test signals described 	 ?
in the previous section.	 To apply the test signals for playback operation, connect
the x and y record outputs to their respective playback inputs and connect the play-
back Z input to the vector test point on the display buffer card.
Follow the procedure of Section 7. 11. 2. 1, place the display in display
mode 2, and depress the playback switch. 	 A magnified (twice normal size)
vector display is produced, demonstrating the incrL—Lsed sensitivity of x and y
in playback.
7.14 FORMATTER
7. 14.1 TEST DESCRIPTION	 f
Data originating in various parts of the signal processor are shown to
appear in the proper order in the all-serial digital recorder output.	 Data is
i.- first verified to be correct at certain test points on the FORMATTER card, A631
then the encoded output at A1JZ3 is compared with the test point waveform.
7. 14.2 TEST EQUIPMENT REQUIRED
3 Oscilloscope with variable delayed sweep (e.g., Tektronix 454A).
7. 14.3 TEST PROCEDURE
7.14.3.1	 General
The following circuit cards must be in place for this test: A3, 4, 5, 6,
and 8.	 The following test points are provided on the FORMATTER CARD, A6,
to simplify time-location of data:
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i
a. DGAP is high during the gap when all auxiliary data is to appear.
(Use tb-.s output to trigger the scope. }
b. BA2 is a clock which has a period equal to that of eight output
bits.
c. DATA + AUXDATA is the data signal observed just prior to the
biphase encoder (Logic 1 = HIGH). Unless specified otherwise,
keep integration time control set at 0. 5 ms.
7. 14.3.2, Auxiliary Data Test
The 31-bit synchronization code should appear at DATA -F AUXDATA and
begin sirnmediately at the low.^to-high transition of DGAP. Verify that the code
is correct. Next is a single zero followed by the RUN NUMBER code. Switch the
run number thumbwheels on the front panel and observe the correct response in
the data stream.
The 8-bit mode word is next; by switching the integration time selector,
3
the ve:,ccity coverage switch, the linearity switch, and the input signal mode switch
to each of their positions, verify that the correct code is obtained. Note that when 	 s
the integration time is changed, the scope time base must also be varied because
the output data rate is a function of integration time.
}
'	 The 24 bits following the mode word are the frame count words which should
be observed to be counting. Depress the frame counter reset button and note that
t.
all 24 bits go to zero. After releasing this button, wait about 8.32 minutes t
 at which
time the frame counter overflow indicator will light. While waiting, verify that all
24 bits are counting.
'
	
	 The X and Y position words follow the frame count and can be tested by
grounding the appropriate pins on the scanner interface c^_,nnector, A1J17, while
observing the data stream. X and Y are 10 bits each, with a 6-bit gap between
them. Twenty-two bits after the LSB of Y, the DGAP signal should go to zero,
beginning the data portion of the cycle.
1 Be sure to select a 0. 5 ms integration tune.
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7. 14. 3. 3 Data Test
Connect appropriate jumpers to the A/D CONVERTER (A3) to configure its
output register as a counter. Observe the fir :t 8-bit word after the high-to-low
transition of DGAP. With velocity coverage 1, this word should be 00000000, with
velocity coverage 2, it should be 01110110 (118). Ensure that all of the other words
contain data. The numbers should increase with time until, near the mid-point
In
	
of the data interval, they should drop to zero and then continue increasing with
tine.
7. 14. 3.4 B i-Phase Output Test
Compare the waveform at A1.13 with that at the DATA + AUXDATAtest
point. When the test point is high, the output should be high during the first half
of the bit time and low during the second. The opposite should be true when the
test point is low.
!1
.
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ISection 8. Processor Modifications i
This section describes modifications made to the processor to improve 	 }
dynamic range and provide four additional analog outputs,
DYNAMIC RANGE INPROVEMENT
In order to make the spectrum integrator output quantization smaller, a
peicewise linear approximation of a log converter has been inserted between the
accumulator output and the 1/0 input. This converter compresses twelve bits
into eight. Figures 27 and 28 are plots of the converter characteristic.
A	 With this modification, the processor output and amplitude threshold scaling
^^	
3
are approximately 6 dB per 32 lbs.
ANALOG OUTPUTS
Four analog outputs have been added to the processor. Circuitry to de-
termine values and convert to analog signals contained on the display driver
card. Figure 29 is a typical spectrum. output waveform, illustrating the added
outputs defined below.	 -
1}	 Spectrum Output	 The amplitudes (serially of all the cells
((	 over the velocity threshold, after width
i !	 integration. This output leads the other
analog outputs by one frame.
2)	 1 P	 - The highest am.plit:!de in a frame which is
higher than the amplitude and velocity thres-
holds (V &IT	 T)'
1	 3}	 VPK	 - The xn^^.gnitude of highest velocity in a frame
for which the amplitude threshold (IT ) is ex-
seeded.
g}	 N, ,	 - The total number of cells over the amplitude
Cthreshold in a frame.
Output levels are listed in 'fable VI,
PRECEDING PAGE BLANK NOT FILM
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Figure 29. Spectrum Output
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Table Vla Analog Output Levels £,.
Iles. Offset Scale Factor Max. Output
Spectrum OV +. 15625V/dB +7. 5V
ZPK -9.96V +.156(..5V/dB -2.5V
Vz,K -9.96V +.07812,5V/Cell* -3.71V
^.
Tt n	 n/ T T ^.. n] ^. r t r/ r" _	 .L n l 'I r
Ls
\ ^
T
rp
\ \
^
\ \
:
^
I	 1	 I	 l_
a
a
1. Description of Technique_
jThe basic technique, as illustrated in Figure 1, is to generate a sine
wave whose frequency is a linear function of time (chirp) and max this with
the signal to be analyzed. The output of the mixer is then applied to a disper-
sive delay lane which has a linear delay versus frequency characteristic matched
to the chirp pulse. The delay line acts to compress the input chirp pulse into
9	 a short pulse whose position in time is proportional to the input frequency, thus
realizing a filter bane analyzer.
Figure 2 gives more detail on the waveforms in the system. Waveforms
are shown for a single chirp pulse at the output of the variable frequency
oscillator. The chirp pulse has duration T  and its frequency is varied linearly
from €l
 to £2 . The frequency variation B c is defined to be the difference between
f2 and f l , A fundamental quantity in the analysis is the dimensionless quantity
TcBco, the time bandwidth product. In general it can be shown that the spectrum
of the chirp pulse is approximately rectangular with bandwidth B c, and the approx-
imation i.mprnves as the time bandwidth product increases. When the chirp pulse
f	 is mixed with an input sine wave of frequency € o , the only effect is to shaft the
frequency of the chirp pulse by f 0 . Assuming that the upper sideband is utilized,
the input to the dispersive delay line has a frequency excursion from (f l + fo)
to (f2	 0+ f ).
The dispersive delay line must have a delay (tirne) versus frequency
characteristic that is inverse to that of the chirp pulse in order to realize a
matched filter. For instance, the frequency (f 1 + fo ) is applied to the delay line
at time t = 0, so that this frequency must be delayed by T  seconds more than
the frequency (f 2 + fo ) which occurs at the end of the pulse. This gives the
delay versus frequency characteristic of the surface wave delay line as shown
in (c).
s;
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The envelope of the output of the dialay line is shown in Figure Z(d). It is a
sin x/x waveform with a pulse , width very near 1/B c and d•-layed by T  seconds
from zero time, where T  is the delay corresponding to the (low) frequency
(f l + fc ) applied to the delay line at zero time.
If the input frequency is shifted from f o, the center of the chirp spectrum
at the delay line input will be correspondingly shifted. Due to the linear delay
versus frequency characteristic of the line, the compressed output will be
proportionately shifted in tune. Define a to be the slope of the f_equency versus
delay characteristic of the delay line. Since the delay line is matched to the
input chirp a is equal to B  divided by Tc.
CL	 _ $c sec^Z
	
(1)
c
Thus for a shift of f Hz in the input spectrum, the output pulse is shifted by
T seconds, where
7	 = —
f	 (2)
4.
The frequency resolution (bandwidth) Af of the system is equal to the frequency
required to shift the output pulse by its width 1/B c. Letting 7-= l/B c, we have
I of_
-
(3 1
Bc CL
Af =	 CLB
	
= T (4)
c c
Hence the frequency resolution of the system is equal to, the reciprocal of the
chirp duration.. To realize a 100 kHz resolution a 10 µs chirp pulse is required.
The time bandwidth product of the dispersive delay line must be greater
than that of the input chirp to accommodate the input spectrum. Assume that
fo is the center frequency of the input spectrum and that the spectrum to be
0
A..5
rB.	 B.
analyzed is contained in the band between £o - Z to fo ^ --I- , so that Bi is
the width of the band to be aBnalyzed. The diaBersive delay line must have a
linear delay from (fl + f  - 2 ) to (fZ + €O + 2 ), which is a bandwidth of
B C + B.. The variation in delay T d of the delay line over this band is given by
i	 B. + B
T	
-	 a cC1 	 (5)
so that the time-bandwidth product of the delay line is
(B. + B )2
Td {Bi + B c ) =	 B c	 Tc	 (6)
c
The bandwidth of the input chirp B  is a free parameter. It proves convenient
to chose it so as to minimize the time-bandwidth product of the delay line.
This is accomplished by choosing B c equal to B.. In this case
t
	
	 Td ( Bi + Bc) = 4 T c Bc = 4 Tc B. 	 (7)
The time-bandwidth product of the delay line is therefore four times the time-
j bandwidth product of the inpa,4 chirp.
The number of filters N realized by this technique is the input bandwidth
i	 B  divided by the frequency resolution pf
j
 B.
!	 r	 ; -	 'T	 (8)N	 p£	 'i ^
In the case where Bc = Bi, the number of filters is the time-bandwidth produ=t
of the chirp.
2. Design Example
Suppose that it is required to design a bank of filters with 125 kHz resolu-
tion
 to analyze a 5 MHz band. We have B i = 5 MHz and 3' c = 1 125 kHz = S ^Ls.
Choosing B  equal to Bit the time bandwidth product of the chirp is (Sµs) (5 MHz)
40 and that of the delay line is 4(40) = 160. The delay lane has total delay Td = 16 ^Ls
and bandwidth 10 MHz.
F A-6
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Table 1.	 Summary of Design Example
Input Bandwidth B. 5 MHz
Frequency Resolution Q,f
i
125 kHz
Chirp Duration '1'c(= 1 /&) 8 µs
Chirp Bandwidth B(= Bi) 5 MHz
C
L; Chirp Slope a	 B /T .625 x 1012 $»2c	 c
Chirp Time-Bandwidth T B 40
sM1
c
-
Delay Line Bandwidth Bi + B c 10 MHz
B.+B
Delay Line Differential Delay , Td (=
	
CL
	 ) 16 pxb
rs
Delay Line Time Bandwidth Td (Bi + B c ) i60
i -i
;'JF
`I
i
Ij
j
-'i
I
-Y
1
4
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3. Pxefiltering and Analysis Efficiency
The technique as hitherto described has two drawbacks. These are that
the spectral analysis is not continuous but interrupted in time and that the
response function has a sin x/x shape which has relatively poor sidelobes.
Both these drawbacks can be eliminated. A method for achieving a more con-
tinuous analysis is described in this section and a method for improving the
sidelobes is described in the next section.
Figure 3 depicts a chirp input to the delay line occurring in the interval
zero to T
c . 
For convenience it is assumed that the delay line has zero delay
at the maximum frequency to be processed, that is, f  + f 2 +B i /2,  so that
the output to an input sine wave at f  + B,/2 occurs at time T . When the input
frequency is f - B./2, the output occurs at time 'T r , for the condition
0	 3	 C
B  = Bi. "	 (Figure 3(b) and 3(c).)
The delay line amplitude characteristic is assumed to be flat over the
band (Bi + Bc ) from (f0 + fl - Bi/2) to (£Q + f2 + Bi/2) and to fall off very steeply
outside this band. If the input frequency exceeds f  + Bi/2, a portion of the
chirp pulse will be filtered out by the delay line, but the remainder will tend to
compress. As shown on line (e) of Figure 3, the output pulse occurs at time
0. 5 T for an input at fo + 3- 4 y It has half the energy and twice the width
compared with an output pulse due to a sine wave in the band from (f 0 - Bi^2)
to (f0 + Bi/2), therefore it is half amplitude.
Line (d) shows the output due to an input frequency below the bottom edge
of the input band. For an input frequency of f o -^^ the pulse occurs at 2.5T
and is half amplitude and double width.
* The spectral analysis is backward, i. e., high frequencies are on the left,
however, this is easily corrected by reversing the direction of the chirp.
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In summary, an input to the delay line over the interval zero to T
produces outputs over the period from 0 to 3T. The outputs from 0 to T and
from 2T to 3T are due to frequencies not in the input band B i that is to be
analyzed. The desired output occupies the interval from. T to 2T. Although
the undesired outputs may be gated out, to avoid ambiguities, the delay line
cannot be pulsed again until the interval from 3T to 4T, and this reflects a
1/3 duty ratio of the analysis.
The best method to alleviate this problem is to employ a prefilter prior
to the filter bank that passes the band from fo - Bi/2 to fo + Bi/2 and rejects
energy outside this band. If the prefilter were perfect, the analysis duty
ratio would become one. Some tolerance must be allowed at the band edges,
however, but use of a surface wave delay line filter with its steep edges would
permit high analysis efficiency.
A second method is to make the chirp bandwidth B C greater than the
analysis band B.. The effect of this is to compress the output spectral analysis
in time, but it does not affect the frequency resolution. Using a combination 	 .y
of this method and prefiltering, it is possible to obtain 10076 analysis efficiency.
4. Filter Shape
The shape of the output waveform is sin x/x. The drawback to this
response is to relatively high time sidelobes.
Sidelobe reduction is normally accomplished in pulse compression systems
by performing weighting in the frequency domain. This is not possible in this
technique because the chirp spectrum shifts with the input frequency. In this
technique, however, the time of occurrence of the input chirp is known, (which
is not generally the case in radar and communication applications) so that the
weighting can be applied in the time domain. An amplitude modulator is placed
in front of the input mixer and a weight function is generated in synchronism
with the chirp pulse. 9
A-10
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zammingA computer run was performed to check this technique 	 1- 
amplitude weighting was employed. The results are shown in Figure 4, for a
time bandwidthroduct of z56. The input frequency is at the center of thep	 p	 q	 Y
a	 band, so that the output pulse occurs in the middle of the interval. The response
i
	
	
is excellent with -45 dB first sidelobes and most sidelobes below -50 dB.
5. Summary
A block diagram of the refined technique is shown in Figure 5. This is
equivalent to Figure 1 with the addition of the input bandpass filter and the
amplitude modulator to weight the chirp. The specific advantages of this tech-
pique are summarized below.
i- I. A filter bank is realized without the plethora of components that
are usually necessary.
E .: Z. The difficulties of alignment are avoided b	 this technique.g	 Y 	 Allq
rp filters will have the same resolution and gain to the extent the
delay-frequency characteristic of the dispersive delay line is linear
and to the extent the amplitude characteristic of the delay line is
flat.
r-:
IT
3. The filter shape is determined by the time domain weighting. 
Filter responses can be obtained that would require very elaborate
(high order) combinations of inductors and capacitors.
4. Large filter banks require distribution amplifiers at their input to
drive all the inputs and some sort of multiplexer to scan the outputs.
The delay line technique has a single input and a single output.Y	 q	 g	 p	 g	 p
f'	
I 5. A surface wave delay line is an ideal component for realizing both
the input filter and the dispersive delay line. 	 The only drawback
to this component is that it is limited in delay to 20 µs or so,
thereby limiting the frequency resolution. to 100 kHz or so.
	
Use of
this component gives a compact implementation, low power dissipa-
tion,and low cost.
This work was performed by H. L. Groginsky and C. Shaw.
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APPENDIX B
PbSnTe DETECTOR TESTS1
	 A total of seven detector chips in two dewars (made by
North American Rockwell) were tested. These PbSnTe detector chips
are about 230µ square and the chips are cooled with liquid nitro-
gen.
The detectors were tested using two off-set lasers. In addi-
tion, an x-y recorder was used to generate the I-V-P curves shown
in Figures 1 through 7.	 From the I-V-P curves, one can deter-
mine the static and dynamic responsivity, quantum efficiency and
resistance; additionally, saturation and voltage breakdown can be
determined.
By measuring the SIN under different bias conditions, the
optimum operating point for each detector chip was determined from
Figures 8 to 14. Since some chips produced what appeared to be
1/f noise (see Figure 15) the SIN was a function of frequency. For
this reason the SIN was measured as a function of frequency as
shown in Figure 16.
Next, frequency response curves were obtained from the heter-
odyne signal of two offset lasers as shown in Figure 17. When the
shot noise spectrum was compared to the heterodyne signal response,
a discrepancy was noticed. Also, theoretical calculations of the
frequency response from capacitance measurements produced still
different results.
'
	
	
The results of further investigation of this effect by Raytheon
showed that the frequency response depended upon the exact posi-
tion of the focussed spot on the detector chip. This means that
large changes in system response at frequencies beyond 5 mHz can
occur with slight shifts in detector position. The manufacturer
said he had not observed this problem and the 1/f noise problem
before and said he would replace the chips with new ones.
B_1
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A complete summary of the test results is given in Figure 18.
Chips #1 in both dewars seemed to be the best, having 35% to 45%
dynamic quantum efficiencies and being within 2 or 3 dB of being
shot noise limited. The early saturation at about 2 mw prevented
reaching the shot noise limit.
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